

## Skills

<b>Languages &amp; Build Systems:</b>	C (User and Kernel space), C++, ARMv8 ISA, RISC-V ISA, System Verilog, Verilog, Python, Bash, Make, Meson
<b>Tools &amp; Environments:</b>	UNIX CLI, Linux, Embedded Linux, FreeRTOS, GDB, GCC, Git, Docker, Protocol Buffers, SQLite, GTest
<b>Standards &amp; Protocols:</b>	Scrum/Agile (Jira & Confluence), MISRA C, Gitlab & Jenkins CI/CD, JTAG Debuggers, CAN, UART, I2C, (Q)SPI
<b>Other Skills:</b>	Altium, AMD Vivado, PCB Fab, Circuits, Datasheets, Oscilloscopes, OnShape, Wireshark

## Professional Experience

<b>System Software Engineering Intern – Tesla</b>	Austin, TX, United States	Jan 2026 - Apr 2026
<ul style="list-style-type: none"><li>Current intern on Infotainment System Software team. Working in <b>C / C++</b> on display firmware &amp; network performance monitoring</li></ul>		
<b>Embedded Software Engineering Intern – Kepler Communications</b>	Toronto, ON, Canada	May 2025 - Aug 2025
<ul style="list-style-type: none"><li>Flight Software team, developed embedded solutions for a satellite fleet to bring high-speed connectivity to space (Launch Jan 2026)</li><li>Worked with <b>C and C++</b> on a very resource-constrained and timing-critical <b>AMD Zynq SoC (ARM Cortex-A53, Cortex-R5F, FPGA)</b></li><li>Led design &amp; development of a <b>C++</b> embedded config manager w/ <b>Protobuf &amp; SQLite3</b>. Added 95%+ coverage tests w/ <b>Google Test</b></li><li>Developed an embedded publish-subscribe message framework w/ <b>ZeroMQ</b>. Using that, built a service API used across 10 satellites</li><li>Assisted integration of a flight software <b>build system</b> using <b>Meson</b>. Optimized <b>Embedded Linux</b> (Petalinux) build system w/ <b>bitbake</b></li></ul>		
<b>Firmware Engineering Intern – Ford Motor Company</b>	Ottawa, ON, Canada	Sep 2024 - Dec 2024
<ul style="list-style-type: none"><li>Bootloader, BSP &amp; Kernel team, developed drivers with <b>C in User &amp; Kernel space</b> for <b>ARM Cortex-A53</b> SoC w/ resource-constraints</li><li>Improved bootloader stability, reducing boot fails caused by <b>LPDDR Memory, eMMC and Interrupt Controller (GIC-500)</b> to &lt; <b>0.001%</b></li><li>Improved <b>Embedded Linux Kernel</b> by optimizing peripherals during suspend &amp; resume. Also added callstack dumps in kernel panic</li><li>Worked with debug hardware (Lauterbach PowerDebug <b>JTAG + TRACE32</b>) for memory level debugging. Managed work w/ Atlassian</li></ul>		
<b>Embedded Software Intern – 450 Solutions</b>	Tokyo, Japan (Remote)	Jan 2024 - Apr 2024
<ul style="list-style-type: none"><li>Power &amp; Performance Firmware team, contributed to high level design, as well as driver development for a Point-of-Sale system.</li><li>Worked with <b>C and C++</b> to develop drivers for a <b>Bluetooth LE</b> printer system. Also worked on optimizing power usage by interfacing with <b>display drivers</b> and the onboard <b>PMIC</b>. Improved end-to-end printing speed by <b>25%</b> and reduced display power usage by <b>15%</b></li></ul>		
<b>Interfacing Team Co-Lead – WATONOMOUS</b>	Waterloo, ON, Canada	Jan 2024 - Aug 2024
<ul style="list-style-type: none"><li>Co-led the development of vehicle systems. Developed sensor software in <b>C</b> to collect &amp; send metrics to a Centralized Info System</li><li>Worked with <b>Altium</b> to design &amp; fabricate PCBs, including the distance sensor <b>controller</b> and its <b>Power &amp; Communication</b> boards</li></ul>		

## Personal Projects

<b>Bare-Metal Bootloader &amp; RTOS (SprinteroS)</b> <small>(Click to Learn More)</small>	Dec 2024 - Present
<ul style="list-style-type: none"><li>Hobby <b>bare-metal</b> board bringup (bootloader &amp; kernel) for an <b>ARM Cortex-M7</b> based STM32F767ZI, without HAL or any libraries</li><li>Bootloader and Kernel done using <b>C</b> and <b>ARMv7 Assembly</b>, with custom graphics driver &amp; accelerator done in <b>Verilog</b></li><li><b>Boot &amp; Bringup:</b> Clock, UART, GPIO, Watchdog Timer, External SD Flash driven by SPI, Boot-to-Kernel Transition, Boot Power Modes</li><li><b>Kernel &amp; BSP:</b> Pre-emptive Scheduling, Context Switching, Dynamic Mem Allocation, Mem Protection, Power Modes, Interrupts, IPC</li><li>Used debug hardware (<b>SEGGER J-Link JTAG &amp; STLink</b>) and <b>GDB</b> to perform memory and register level debugging &amp; verification</li><li>Working on an FPGA based graphics unit w/ a Xilinx Spartan-7 XC7S50 board, using <b>Verilog</b> in <b>Vivado</b>. Interfaced w/ STM using <b>QSPI</b></li></ul>	
<b>RISC-V 5-Stage Pipelined Datapath</b> <small>(Click to Learn More)</small>	
<ul style="list-style-type: none"><li>Designed and implemented a 5-stage, in-order, pipelined RISC-V datapath in <b>Verilog</b>. Simulated in <b>xsim</b> and testing on a <b>PYNQ FPGA</b></li><li>Added data forwarding, and hazard detection. Also designed a BRAM Register File &amp; Data/Instruction Memory. Wrote testbenches</li></ul>	Sep 2025 – Dec 2025

## Education

<b>University of Waterloo</b>	Waterloo, ON, Canada
<b>Basc - Computer Engineering</b>	Senior, Expected Grad: Apr 2027
<ul style="list-style-type: none"><li>UWaterloo Varsity Men's Track and Field, ECE Wellness &amp; Athletics Representative, UW Athletics &amp; Recreation Student Leader</li><li><b>Awards:</b> USPORTS Academic All-Canadian (80%+ avg. as student athlete), B.P Dammizio Scholarship, President's Award of Distinction</li><li><b>Relevant Coursework:</b> Real-Time Operating Systems, Computer Architecture, Compilers, Networks, Digital Hardware (Verilog), Embedded MCU Systems, Control Systems, Data Structures &amp; Algorithms, UNIX System &amp; Concurrency Programming, Circuits, OOP</li></ul>	